

[MENU](#) [SEARCH](#) [INDEX](#) [DETAIL](#) [NEXT](#)

1/3



PATENT ABSTRACTS OF JAPAN

LEGAL STATUS

- [\[Date of request for examination\]](#)
- [\[Date of sending the examiner's decision of rejection\]](#)
- [\[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration\]](#)
- [\[Date of final disposal for application\]](#)
- [\[Patent number\]](#)
- [\[Date of registration\]](#)
- [\[Number of appeal against examiner's decision of rejection\]](#)
- [\[Date of requesting appeal against examiner's decision of rejection\]](#)
- [\[Date of extinction of right\]](#)

(11)Publication number: 11175712

(43)Date of publication of application: 02.07.1999

(51)Int.Cl.

G06T 5/00
H04N 1/403

(21)Application number: 09343061 (71)Applicant:
ASAHI KASEI MICRO SYST CO LTD

(22)Date of filing: 12.12.1997 (72)Inventor:
MOTOSAWA YASUHIRO
NAGAMINE TATSUYA

(54) IMAGE PROCESSOR

(57)Abstract:


PROBLEM TO BE SOLVED: To decrease the number of bits of a line memory used to binarize multi-valued image data by an error diffusing method.

SOLUTION: An error data offset adding circuit 8 subtracts K meeting specific conditions (i.e., $-2N-1 \leq K \leq N-1$, where N is the number of bits of the multi-valued image data) from error data from an interest pixel error data calculating circuit 6 and supplies the result to the line memory 9 and then the number of bits of the line memory 9 may be equal to that of interest image data. Then an error data offset adding circuit 10 adds K to the error data from the line memory 9 and then the original data, i.e., the same data with the error data from the interest pixel error data calculating circuit 6 are inputted to a peripheral pixel error data register 1.

Copyright (C) 1998 Japanese Patent Office

[MENU](#) [SEARCH](#) [INDEX](#) [DETAIL](#) [NEXT](#)

[図2]



[図3]

